Skip to content

[SOL] add support for (pseudo) atomics to SBF #23

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jan 3, 2022
+470 −12
Merged

[SOL] add support for (pseudo) atomics to SBF #23

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
193 changes: 181 additions & 12 deletions llvm/lib/Target/BPF/BPFISelLowering.cpp
View file
Original file line number Diff line number Diff line change
@@ -79,10 +79,30 @@ BPFTargetLowering::BPFTargetLowering(const TargetMachine &TM,
setOperationAction(ISD::STACKSAVE, MVT::Other, Expand);
setOperationAction(ISD::STACKRESTORE, MVT::Other, Expand);

// Set unsupported atomic operations as Custom so
// we can emit better error messages than fatal error
// from selectiondag.
for (auto VT : {MVT::i8, MVT::i16, MVT::i32}) {
for (auto VT : {MVT::i8, MVT::i16, MVT::i32, MVT::i32, MVT::i64}) {
if (Subtarget->isSolana()) {
// Implement custom lowering for all atomic operations
setOperationAction(ISD::ATOMIC_SWAP, VT, Custom);
setOperationAction(ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_ADD, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_AND, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_MAX, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_MIN, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_NAND, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_OR, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_SUB, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_UMAX, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_UMIN, VT, Custom);
setOperationAction(ISD::ATOMIC_LOAD_XOR, VT, Custom);
continue;
}

if (VT == MVT::i64) {
continue;
}

// Set unsupported atomic operations as Custom so we can emit better error
// messages than fatal error from selectiondag.
if (VT == MVT::i32) {
if (STI.getHasAlu32())
continue;
@@ -210,7 +230,17 @@ bool BPFTargetLowering::allowsMisalignedMemoryAccesses(
return isSolana;
}

bool BPFTargetLowering::isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const {
bool BPFTargetLowering::lowerAtomicStoreAsStoreSDNode(
const StoreInst &SI) const {
return Subtarget->isSolana();
}

bool BPFTargetLowering::lowerAtomicLoadAsLoadSDNode(const LoadInst &LI) const {
return Subtarget->isSolana();
}

bool BPFTargetLowering::isOffsetFoldingLegal(
const GlobalAddressSDNode *GA) const {
return false;
}

@@ -280,19 +310,31 @@ BPFTargetLowering::getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
return TargetLowering::getRegForInlineAsmConstraint(TRI, Constraint, VT);
}

void BPFTargetLowering::ReplaceNodeResults(
SDNode *N, SmallVectorImpl<SDValue> &Results, SelectionDAG &DAG) const {
void BPFTargetLowering::ReplaceNodeResults(SDNode *N,
SmallVectorImpl<SDValue> &Results,
SelectionDAG &DAG) const {
const char *err_msg;
uint32_t Opcode = N->getOpcode();
switch (Opcode) {
default:
report_fatal_error("Unhandled custom legalization");
case ISD::ATOMIC_SWAP:
case ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS:
case ISD::ATOMIC_LOAD_ADD:
case ISD::ATOMIC_LOAD_AND:
case ISD::ATOMIC_LOAD_MAX:
case ISD::ATOMIC_LOAD_MIN:
case ISD::ATOMIC_LOAD_NAND:
case ISD::ATOMIC_LOAD_OR:
case ISD::ATOMIC_LOAD_SUB:
case ISD::ATOMIC_LOAD_UMAX:
case ISD::ATOMIC_LOAD_UMIN:
case ISD::ATOMIC_LOAD_XOR:
case ISD::ATOMIC_SWAP:
case ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS:
if (Subtarget->isSolana()) {
// We do lowering during legalization, see LowerOperation()
return;
}

if (HasAlu32 || Opcode == ISD::ATOMIC_LOAD_ADD)
err_msg = "Unsupported atomic operations, please use 32/64 bit version";
else
@@ -312,10 +354,23 @@ SDValue BPFTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
return LowerGlobalAddress(Op, DAG);
case ISD::SELECT_CC:
return LowerSELECT_CC(Op, DAG);
case ISD::ATOMIC_SWAP:
case ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS:
case ISD::ATOMIC_LOAD_ADD:
case ISD::ATOMIC_LOAD_AND:
case ISD::ATOMIC_LOAD_MAX:
case ISD::ATOMIC_LOAD_MIN:
case ISD::ATOMIC_LOAD_NAND:
case ISD::ATOMIC_LOAD_OR:
case ISD::ATOMIC_LOAD_SUB:
case ISD::ATOMIC_LOAD_UMAX:
case ISD::ATOMIC_LOAD_UMIN:
case ISD::ATOMIC_LOAD_XOR:
return LowerATOMICRMW(Op, DAG);
case ISD::DYNAMIC_STACKALLOC:
report_fatal_error("Unsupported dynamic stack allocation");
default:
llvm_unreachable("unimplemented operand");
llvm_unreachable("unimplemented atomic operand");
}
}

@@ -411,7 +466,6 @@ SDValue BPFTargetLowering::LowerFormalArguments(
fail(DL, DAG, "functions with VarArgs or StructRet are not supported");
}


return Chain;
}

@@ -738,6 +792,114 @@ SDValue BPFTargetLowering::LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const {
return DAG.getNode(BPFISD::SELECT_CC, DL, VTs, Ops);
}

SDValue BPFTargetLowering::LowerATOMICRMW(SDValue Op, SelectionDAG &DAG) const {
SDLoc DL(Op);
AtomicSDNode *AN = cast<AtomicSDNode>(Op);
assert(AN && "Expected custom lowering of an atomic load node");

SDValue Chain = AN->getChain();
SDValue Ptr = AN->getBasePtr();
EVT PtrVT = AN->getMemoryVT();
EVT RetVT = Op.getValueType();

// Load the current value
SDValue Load =
DAG.getExtLoad(ISD::EXTLOAD, DL, RetVT, Chain, Ptr, MachinePointerInfo(),
PtrVT, AN->getAlignment());
Chain = Load.getValue(1);

// Most ops return the current value, except CMP_SWAP_WITH_SUCCESS see below
SDValue Ret = Load;
SDValue RetFlag;

// Val contains the new value we want to set. For CMP_SWAP, Cmp contains the
// expected current value.
SDValue Cmp, Val;
if (AN->isCompareAndSwap()) {
Cmp = Op.getOperand(2);
Val = Op.getOperand(3);

// The Cmp value must match the pointer type
EVT CmpVT = Cmp->getValueType(0);
if (CmpVT != RetVT) {
Cmp = RetVT.bitsGT(CmpVT) ? DAG.getNode(ISD::SIGN_EXTEND, DL, RetVT, Cmp)
: DAG.getNode(ISD::TRUNCATE, DL, RetVT, Cmp);
}
} else {
Val = AN->getVal();
}

// The new value type must match the pointer type
EVT ValVT = Val->getValueType(0);
if (ValVT != RetVT) {
Val = RetVT.bitsGT(ValVT) ? DAG.getNode(ISD::SIGN_EXTEND, DL, RetVT, Val)
: DAG.getNode(ISD::TRUNCATE, DL, RetVT, Val);
ValVT = Val->getValueType(0);
}

SDValue NewVal;
switch (Op.getOpcode()) {
case ISD::ATOMIC_SWAP:
NewVal = Val;
break;
case ISD::ATOMIC_CMP_SWAP_WITH_SUCCESS: {
EVT RetFlagVT = AN->getValueType(1);
NewVal = DAG.getSelectCC(DL, Load, Cmp, Val, Load, ISD::SETEQ);
RetFlag = DAG.getSelectCC(
DL, Load, Cmp, DAG.getBoolConstant(true, DL, RetFlagVT, RetFlagVT),
DAG.getBoolConstant(false, DL, RetFlagVT, RetFlagVT), ISD::SETEQ);
break;
}
case ISD::ATOMIC_LOAD_ADD:
NewVal = DAG.getNode(ISD::ADD, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_SUB:
NewVal = DAG.getNode(ISD::SUB, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_AND:
NewVal = DAG.getNode(ISD::AND, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_NAND: {
NewVal =
DAG.getNOT(DL, DAG.getNode(ISD::AND, DL, ValVT, Load, Val), ValVT);
break;
}
case ISD::ATOMIC_LOAD_OR:
NewVal = DAG.getNode(ISD::OR, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_XOR:
NewVal = DAG.getNode(ISD::XOR, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_MIN:
NewVal = DAG.getNode(ISD::SMIN, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_UMIN:
NewVal = DAG.getNode(ISD::UMIN, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_MAX:
NewVal = DAG.getNode(ISD::SMAX, DL, ValVT, Load, Val);
break;
case ISD::ATOMIC_LOAD_UMAX:
NewVal = DAG.getNode(ISD::UMAX, DL, ValVT, Load, Val);
break;
default:
llvm_unreachable("unknown atomicrmw op");
}

Chain =
DAG.getTruncStore(Chain, DL, NewVal, Ptr, MachinePointerInfo(), PtrVT);

if (RetFlag) {
// CMP_SWAP_WITH_SUCCESS returns {value, success, chain}
Ret = DAG.getMergeValues({Ret, RetFlag, Chain}, DL);
} else {
// All the other ops return {value, chain}
Ret = DAG.getMergeValues({Ret, Chain}, DL);
}

return Ret;
}

const char *BPFTargetLowering::getTargetNodeName(unsigned Opcode) const {
switch ((BPFISD::NodeType)Opcode) {
case BPFISD::FIRST_NUMBER:
@@ -841,6 +1003,7 @@ BPFTargetLowering::EmitInstrWithCustomInserter(MachineInstr &MI,
Opc == BPF::Select_32_64);

bool isMemcpyOp = Opc == BPF::MEMCPY;
bool isAtomicFence = Opc == BPF::ATOMIC_FENCE;

#ifndef NDEBUG
bool isSelectRIOp = (Opc == BPF::Select_Ri ||
@@ -849,13 +1012,19 @@ BPFTargetLowering::EmitInstrWithCustomInserter(MachineInstr &MI,
Opc == BPF::Select_Ri_32_64);


assert((isSelectRROp || isSelectRIOp || isMemcpyOp) &&
assert((isSelectRROp || isSelectRIOp || isMemcpyOp || isAtomicFence) &&
"Unexpected instr type to insert");
#endif

if (isMemcpyOp)
return EmitInstrWithCustomInserterMemcpy(MI, BB);

if (isAtomicFence) {
// this is currently a nop
MI.eraseFromParent();
return BB;
}

bool is32BitCmp = (Opc == BPF::Select_32 ||
Opc == BPF::Select_32_64 ||
Opc == BPF::Select_Ri_32 ||
4 changes: 4 additions & 0 deletions llvm/lib/Target/BPF/BPFISelLowering.h
View file
Original file line number Diff line number Diff line change
@@ -71,6 +71,9 @@ class BPFTargetLowering : public TargetLowering {

MVT getScalarShiftAmountTy(const DataLayout &, EVT) const override;

bool lowerAtomicStoreAsStoreSDNode(const StoreInst &SI) const override;
bool lowerAtomicLoadAsLoadSDNode(const LoadInst &LI) const override;

private:
// Control Instruction Selection Features
bool HasAlu32;
@@ -80,6 +83,7 @@ class BPFTargetLowering : public TargetLowering {
SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) const;
SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const;
SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const;
SDValue LowerATOMICRMW(SDValue Op, SelectionDAG &DAG) const;

// Lower the result values of a call, copying them out of physregs into vregs
SDValue LowerCallResult(SDValue Chain, SDValue InFlag,
9 changes: 9 additions & 0 deletions llvm/lib/Target/BPF/BPFInstrInfo.td
View file
Original file line number Diff line number Diff line change
@@ -53,6 +53,7 @@ def BPFIsLittleEndian : Predicate<"CurDAG->getDataLayout().isLittleEndian()">;
def BPFIsBigEndian : Predicate<"!CurDAG->getDataLayout().isLittleEndian()">;
def BPFHasALU32 : Predicate<"Subtarget->getHasAlu32()">;
def BPFNoALU32 : Predicate<"!Subtarget->getHasAlu32()">;
def BPFSubtargetSolana : Predicate<"Subtarget->isSolana()">;

def brtarget : Operand<OtherVT> {
let PrintMethod = "printBrTargetOperand";
@@ -745,6 +746,14 @@ def : Pat<(atomic_load_sub_32 ADDRri:$addr, GPR32:$val),
def : Pat<(atomic_load_sub_64 ADDRri:$addr, GPR:$val),
(XFADDD ADDRri:$addr, (NEG_64 GPR:$val))>;

let Predicates = [BPFSubtargetSolana], usesCustomInserter = 1, isCodeGenOnly = 1 in {
def ATOMIC_FENCE : Pseudo<
(outs),
(ins),
"#atomic_fence",
[(atomic_fence timm, timm)]>;
}

// Atomic Exchange
class XCHG<BPFWidthModifer SizeOp, string OpcodeStr, PatFrag OpNode>
: TYPE_LD_ST<BPF_ATOMIC.Value, SizeOp.Value,
276 changes: 276 additions & 0 deletions llvm/test/CodeGen/BPF/atomics_sbf.ll
View file
Original file line number Diff line number Diff line change
@@ -0,0 +1,276 @@
; RUN: llc < %s -march=sbf -mcpu=v3 -verify-machineinstrs | tee -i /tmp/log | FileCheck %s
;
; CHECK-LABEL: test_load_add_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: w3 += w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_load_add_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw add i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_load_add_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: r3 += r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i32 @test_load_add_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw add i64* %p, i64 %v seq_cst
%conv = trunc i64 %0 to i32
ret i32 %conv
}

; CHECK-LABEL: test_load_sub_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: w3 -= w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_load_sub_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw sub i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_load_sub_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: r3 -= r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i32 @test_load_sub_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw sub i64* %p, i64 %v seq_cst
%conv = trunc i64 %0 to i32
ret i32 %conv
}

; CHECK-LABEL: test_xchg_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: *(u32 *)(r1 + 0) = w2
define dso_local i32 @test_xchg_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw xchg i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_xchg_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: *(u64 *)(r1 + 0) = r2
define dso_local i32 @test_xchg_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw xchg i64* %p, i64 %v seq_cst
%conv = trunc i64 %0 to i32
ret i32 %conv
}

; CHECK-LABEL: test_cas_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: if w0 == w2 goto
; CHECK: w3 = w0
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_cas_32(i32* nocapture %p, i32 %old, i32 %new) local_unnamed_addr {
entry:
%0 = cmpxchg i32* %p, i32 %old, i32 %new seq_cst seq_cst
%1 = extractvalue { i32, i1 } %0, 0
ret i32 %1
}

; CHECK-LABEL: test_cas_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: if r0 == r2 goto
; CHECK: r3 = r0
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_cas_64(i64* nocapture %p, i64 %old, i64 %new) local_unnamed_addr {
entry:
%0 = cmpxchg i64* %p, i64 %old, i64 %new seq_cst seq_cst
%1 = extractvalue { i64, i1 } %0, 0
ret i64 %1
}

; CHECK-LABEL: test_load_and_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: w3 &= w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_load_and_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw and i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_load_and_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: r3 &= r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_load_and_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw and i64* %p, i64 %v seq_cst
ret i64 %0
}

; CHECK-LABEL: test_load_nand_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: w3 &= w2
; CHECK: w3 ^= -1
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_load_nand_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw nand i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_load_nand_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: r3 &= r2
; CHECK: r3 ^= -1
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_load_nand_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw nand i64* %p, i64 %v seq_cst
ret i64 %0
}

; CHECK-LABEL: test_load_or_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: w3 |= w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_load_or_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw or i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_load_or_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: r3 |= r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_load_or_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw or i64* %p, i64 %v seq_cst
ret i64 %0
}

; CHECK-LABEL: test_load_xor_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: w3 ^= w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_load_xor_32(i32* nocapture %p, i32 %v) local_unnamed_addr {
entry:
%0 = atomicrmw xor i32* %p, i32 %v seq_cst
ret i32 %0
}

; CHECK-LABEL: test_load_xor_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: r3 ^= r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_load_xor_64(i64* nocapture %p, i64 %v) local_unnamed_addr {
entry:
%0 = atomicrmw xor i64* %p, i64 %v seq_cst
ret i64 %0
}

; CHECK-LABEL: test_min_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: if w0 s< w2 goto
; CHECK: w3 = w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_min_32(i32* nocapture %ptr, i32 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw min i32* %ptr, i32 %v release, align 1
ret i32 %0
}

; CHECK-LABEL: test_min_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: if r0 s< r2 goto
; CHECK: r3 = r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_min_64(i64* nocapture %ptr, i64 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw min i64* %ptr, i64 %v release, align 1
ret i64 %0
}

; CHECK-LABEL: test_max_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: if w0 s> w2 goto
; CHECK: w3 = w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_max_32(i32* nocapture %ptr, i32 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw max i32* %ptr, i32 %v release, align 1
ret i32 %0
}

; CHECK-LABEL: test_max_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: if r0 s> r2 goto
; CHECK: r3 = r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_max_64(i64* nocapture %ptr, i64 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw max i64* %ptr, i64 %v release, align 1
ret i64 %0
}

; CHECK-LABEL: test_umin_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: if w0 < w2 goto
; CHECK: w3 = w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_umin_32(i32* nocapture %ptr, i32 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw umin i32* %ptr, i32 %v release, align 1
ret i32 %0
}

; CHECK-LABEL: test_umin_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: if r0 < r2 goto
; CHECK: r3 = r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_umin_64(i64* nocapture %ptr, i64 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw umin i64* %ptr, i64 %v release, align 1
ret i64 %0
}

; CHECK-LABEL: test_umax_32
; CHECK: w0 = *(u32 *)(r1 + 0)
; CHECK: w3 = w0
; CHECK: if w0 > w2 goto
; CHECK: w3 = w2
; CHECK: *(u32 *)(r1 + 0) = w3
define dso_local i32 @test_umax_32(i32* nocapture %ptr, i32 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw umax i32* %ptr, i32 %v release, align 1
ret i32 %0
}

; CHECK-LABEL: test_umax_64
; CHECK: r0 = *(u64 *)(r1 + 0)
; CHECK: r3 = r0
; CHECK: if r0 > r2 goto
; CHECK: r3 = r2
; CHECK: *(u64 *)(r1 + 0) = r3
define dso_local i64 @test_umax_64(i64* nocapture %ptr, i64 %v) local_unnamed_addr #0 {
entry:
%0 = atomicrmw umax i64* %ptr, i64 %v release, align 1
ret i64 %0
}