Skip to content

Add braces around SYS_DEV.val array initializers #535

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
pkoning2 merged 1 commit into from
May 2, 2026
Merged

Add braces around SYS_DEV.val array initializers #535

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
218 changes: 109 additions & 109 deletions Intel-Systems/common/sys.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -156,149 +156,149 @@ typedef struct system_model {

SYS_MODEL models[SYS_NUM+1] = {
{MDS_210, "MDS-210 ", 9,
// id name num arg routine routine1 val1 val2 val3
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, 0xC0 },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xF0 },
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, 0xF4, 0xF6 },
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, 0xFA, 0xFC },
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, 0xFF },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x0000, 0x7FFF },
{ SBC464, "SBC464", 1, 2, isbc464_cfg, isbc464_clr, 0xA800, 0x47FF }},
// id name num arg routine routine1 val1 val2 val3
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, {0xC0}},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8}},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xF0}},
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, {0xF4, 0xF6 }},
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, {0xFA, 0xFC }},
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, {0xFF} },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x0000, 0x7FFF }},
{ SBC464, "SBC464", 1, 2, isbc464_cfg, isbc464_clr, {0xA800, 0x47FF }}},
},
{MDS_220, "MDS-220 ", 8,
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, 0xC0 },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xF0 },
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, 0xF4, 0xF6 },
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, 0xFA, 0xFC },
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, 0xFF },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x0000, 0x7FFF }}
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, {0xC0 }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xF0 }},
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, {0xF4, 0xF6 }},
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, {0xFA, 0xFC }},
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, {0xFF }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x0000, 0x7FFF }}}
},
{MDS_225, "MDS-225 ", 8,
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, 0xC0 },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xF0 },
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, 0xF4, 0xF6 },
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, 0xFA, 0xFC },
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, 0xFF },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x0000, 0xFFFF }},
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, {0xC0 }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xF0 }},
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, {0xF4, 0xF6 }},
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, {0xFA, 0xFC }},
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, {0xFF }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x0000, 0xFFFF }}},
},
{MDS_230, "MDS-230 ", 9,
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, 0xC0 },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xF0 },
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, 0xF4, 0xF6 },
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, 0xFA, 0xFC },
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, 0xFF },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x0000, 0x7FFF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x8000, 0x7FFF }},
{{ IOC_CONT, "IOC-CONT", 1, 1, ioc_cont_cfg, ioc_cont_clr, {0xC0 }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xF0 }},
{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, {0xF4, 0xF6 }},
{ i8259, "I8259", 2, 1, i8259_cfg, i8259_clr, {0xFA, 0xFC }},
{ IPC_CONT, "IPC-CONT", 1, 1, ipc_cont_cfg, ipc_cont_clr, {0xFF }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x0000, 0x7FFF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x8000, 0x7FFF }}},
},
{MDS_800, "MDS-800 ", 5,
{{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, 0xF4, 0xF6 },
{ i3214, "I3214", 1, 1, i3214_cfg, i3214_clr, 0xFC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x00FF },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0xF800, 0x07FF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x0000, 0xFFFF }},
{{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, {0xF4, 0xF6 }},
{ i3214, "I3214", 1, 1, i3214_cfg, i3214_clr, {0xFC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x00FF }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0xF800, 0x07FF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x0000, 0xFFFF }}},
},
{MDS_810, "MDS-810 ", 6,
{{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, 0xF4, 0xF6 },
{ i3214, "I3214", 1, 1, i3214_cfg, i3214_clr, 0xFC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x00FF },
{ EPROM, "EPROM2", 1, 2, EPROM_cfg, EPROM_clr, 0xF800, 0x07FF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x0000, 0x7FFF },
{ SBC464, "SBC464", 1, 2, isbc464_cfg, isbc464_clr, 0xA800, 0x47FF }},
{{ i8251, "I8251", 2, 1, i8251_cfg, i8251_clr, {0xF4, 0xF6 }},
{ i3214, "I3214", 1, 1, i3214_cfg, i3214_clr, {0xFC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x00FF }},
{ EPROM, "EPROM2", 1, 2, EPROM_cfg, EPROM_clr, {0xF800, 0x07FF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x0000, 0x7FFF }},
{ SBC464, "SBC464", 1, 2, isbc464_cfg, isbc464_clr, {0xA800, 0x47FF }}},
},
{SDK_80, "SDK-80 ", 4,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xEC, 0xF4 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xFA },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x1000, 0x03FF }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xEC, 0xF4 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xFA }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x1000, 0x03FF }}},
},
{SYS_8010, "SYS-80/10 ", 4,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }}},
},
{SYS_8010A, "SYS-80/10A ", 4,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x1FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x1FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }}},
},
{SYS_8010B, "SYS-80/10B ", 4,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x1FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x1FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }}},
},
{SYS_8020, "SYS-80/20 ", 6,
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, 0xDA },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xDC },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x1FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3800, 0x07FF }},
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, {0xDA }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xDC }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x1FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3800, 0x07FF }}},
},
{SYS_80204, "SYS-80/20-4 ", 6,
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, 0xDA },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xDC },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x1FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3000, 0x0FFF }},
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, {0xDA }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xDC }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x1FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3000, 0x0FFF }}},
},
{SYS_8024, "SYS-80/24 ", 6,
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, 0xDA },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xDC },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x1FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF }},
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, {0xDA }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xDC }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x1FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }}},
},
{SYS_8030, "SYS-80/30 ", 6,
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, 0xDA },
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, 0xDC },
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x1FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x2000, 0x3FFF }},
{{ i8259, "I8259", 1, 1, i8259_cfg, i8259_clr, {0xDA }},
{ i8253, "I8253", 1, 1, i8253_cfg, i8253_clr, {0xDC }},
{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x1FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x2000, 0x3FFF }}},
},
{SYS_8010_0, "SYS-80/10-0", 5,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x0000, 0xFFFF }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x0000, 0xFFFF }}},
},
{SYS_8010_1, "SYS-80/10-1", 6,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x0000, 0xFFFF },
{ SBC201, "SBC201", 1, 1, isbc201_cfg, isbc201_clr, 0x78 }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x0000, 0xFFFF }},
{ SBC201, "SBC201", 1, 1, isbc201_cfg, isbc201_clr, {0x78 }}},
},
{SYS_8010_2, "SYS-80/10-2", 6,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x0000, 0xFFFF },
{ SBC202, "SBC202", 1, 1, isbc202_cfg, isbc202_clr, 0x78 }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x0000, 0xFFFF }},
{ SBC202, "SBC202", 1, 1, isbc202_cfg, isbc202_clr, {0x78 }}},
},
{SYS_8010_3, "SYS-80/10-3 ", 6,
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, 0xE4, 0xE8 },
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, 0xEC },
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, 0x0000, 0x0FFF },
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, 0x3c00, 0x03FF },
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, 0x0000, 0xFFFF },
{ SBC208, "SBC208", 1, 1, isbc208_cfg, isbc208_clr, 0x40 }},
{{ i8255, "I8255", 2, 1, i8255_cfg, i8255_clr, {0xE4, 0xE8 }},
{ i8251, "I8251", 1, 1, i8251_cfg, i8251_clr, {0xEC }},
{ EPROM, "EPROM", 1, 2, EPROM_cfg, EPROM_clr, {0x0000, 0x0FFF }},
{ RAM, "RAM", 1, 2, RAM_cfg, RAM_clr, {0x3c00, 0x03FF }},
{ SBC064, "SBC064", 1, 2, isbc064_cfg, isbc064_clr, {0x0000, 0xFFFF }},
{ SBC208, "SBC208", 1, 1, isbc208_cfg, isbc208_clr, {0x40 }}},
},
{0}
};
Expand Down
Loading