Skip to content

uefi: Make PciIoAddress orderable and hashable #1682

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jun 10, 2025

Conversation

seijikun
Copy link
Contributor

@seijikun seijikun commented Jun 4, 2025

Very useful for pci bus scan/iteration

Checklist

  • Sensible git history (for example, squash "typo" or "fix" commits). See the Rewriting History guide for help.
  • Update the changelog (if necessary)

@seijikun seijikun force-pushed the mr-safe-pciroot2 branch from ae81477 to 91ef0d3 Compare June 4, 2025 21:28
@seijikun seijikun force-pushed the mr-safe-pciroot2 branch 3 times, most recently from e1c4bbe to 3522768 Compare June 6, 2025 07:00
@seijikun
Copy link
Contributor Author

seijikun commented Jun 6, 2025

Hm. I think the CI failure is not related to my commit.

@phip1611
Copy link
Member

CI failures should be fixed in ~1h when all open PRs in the merge queue have been merged

@seijikun seijikun force-pushed the mr-safe-pciroot2 branch 2 times, most recently from fcddba4 to 1638bc2 Compare June 10, 2025 07:55
@phip1611 phip1611 added this pull request to the merge queue Jun 10, 2025
@phip1611
Copy link
Member

thanks!

Merged via the queue into rust-osdev:main with commit a8b8b61 Jun 10, 2025
16 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants